Douglas W. Clark, Ph.D.

Stroz Friedberg is a specialized risk management firm built to help clients solve the complex challenges prevalent in today’s digital, connected, and regulated business world

Douglas W. Clark is a Professor of Computer Science at Princeton University. Doug joined the faculty of Princeton in 1993 after a 17-year career in industry. At Princeton, his research has included work in computer architecture, computer hardware, and performance measurement. Doug received the “Excellence in Teaching” award from Princeton’s Undergraduate Engineering Council three years in a row.

Doug has been acting as an expert witness since 2001. He has been deposed, has submitted expert reports and declarations, and has testified on behalf of clients in court.

Prior to Princeton, Doug worked at Xerox PARC for four years before joining Digital Equipment Corporation in 1980. At Xerox PARC, he worked on the cache subsystem of the Dorado, one of the earliest high-performance workstations. At Digital, Doug worked on the architecture, organization, design, and simulation of VAX and Alpha computers. He was one of the principal designers of VAX 8700 and VAX 8800, highly successful machines of the late 1980s.

Doug has extensive experience with digital hardware design and has also done processor performance measurement and analysis using hardware monitors. His early work with colleagues in this area provided quantitative evidence for early academic investigations into reduced instruction set architectures. He designed an innovative histogram hardware monitor to measure the VAX 8800. At Princeton, Doug has worked on the SHRIMP multiprocessor project, specializing in performance monitoring issues, on simulation-based architectural investigations of modern dynamic processors, on automatic projector alignment for a multi-screen display wall, and low-power techniques for modern microprocessors, including clock speed management in separate clocking domains.

Doug was a Xerox Graduate Fellow at Carnegie Mellon University, and a Yale National Scholar while an undergraduate at Yale University.

Selected Publications

  • “Dynamic Compiler Driven Control for Microprocessor Energy and Performance.” Q. Wu, V. Reddi, Y. Wu, J. Lee, D. Connors, D. Brooks, M. Martonosi, and D.W. Clark. IEEE Micro, Special Issue: Top Picks from Computer Architecture Conferences 26 no. 1 (2006):119:129.
  • “Branch Prediction, Instruction-Window Size, and Cache Size: Performance Tradeoffs and Sampling Techniques.” K. Skadron, P.S. Ahuja, M. Martonosi, and D.W. Clark. IEEE Transactions on Computers 48 no. 3 (1999):1260-1281.
  • “Design Choices in the SHRIMP System: An Empirical Study.” M.A. Blumrich, R.D. Alpert, Y. Chen, D.W. Clark, S.N. Damianakis, C. Dubnicki, E.W. Felten, L. Iftode, and K. Li. In Proc. 25th International Symposium on Computer Architecture, June 1998.
  • “Design Issues and Trade-offs for Write Buffers.” K. Skadron and D.W. Clark. In Proc. Third International Symposium on High-Performance Computer Architecture, February 1997.
  • “The Performance Impact of Incomplete Bypassing in Processor Pipelines.” P.S. Ahuja, D.W. Clark, and A. Rogers. In Proc. 28th IEEE/ACM Annual International Symposium on Microarchitecture (MICRO’95), November 1995.
  • “Maximal and Near-Maximal Shift Register Sequences: Efficient Event Counters and Easy Discrete Logarithms.” D.W. Clark L.-J. Weng. IEEE Transactions on Computers 43 no. 5 (1994):560-568.
  • “Performance from Architecture: Comparing a RISC and a CISC with Similar Hardware Organization.” D. Bhandarkar and D.W. Clark. In Proc. Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, April 1991.
  • “Bugs are Good: A Problem-Oriented Approach to the Management of Design Engineering.” D.W. Clark. Research-Technology Management 33 no. 3 (1990):23-27,
  • “Pipelining and Performance in the VAX 8800.” D.W. Clark. In Proc. Second International Symposium on Architectural Support for Programming Languages and Operating Systems, October 1987.
  • “A Characterization of Processor Performance in the VAX-11/780.” J.S. Emer and D.W. Clark. In Proc. 11th International Symposium on Computer Architecture, June 1984.
  • “Cache Performance in the VAX-11/780.” D.W. Clark. ACM Transactions on Computer Systems 1 no. 1 (1983):24-37.

Not sure what type of expert you need?  Contact us.

Stroz Friedberg

Sorry! You are using an older browser which is not supported by this website.

Please download one of these free browsers to enjoy all our website has to offer:
Firefox, Chrome or Internet Explorer.